

Wideband/Video "T" Switches

FEATURES

- Wide Bandwidth: 500 MHz
- Low Crosstalk: –85 dB
- High Off-Isolation: –80 dB @ 5 MHz
- "T" Switch Configuration
- TTL and CMOS Logic Compatible
- Fast Switching—t_{ON}: 45 ns
- Low r_{DS(on)}: 30 Ω

BENEFITS

- Flat Frequency Response
- High Color Fidelity
- Low Insertion Loss
- Improved System Performance
- Reduced Board Space
- Reduced Power Consumption
- Improved Data Throughput

APPLICATIONS


- RF and Video Switching
- RGB Switching
- Local and Wide Area Networks
- Video Routing
- Fast Data Acquisition
- ATE
- Radar/FLR Systems
- Video Multiplexing


DESCRIPTION

The DG540/541/542 are high performance monolithic wideband/video switches designed for switching RF, video and digital signals. By utilizing a "T" switch configuration on each channel, these devices achieve exceptionally low crosstalk and high off-isolation. The crosstalk and off-isolation of the DG540 are further improved by the introduction of extra GND pins between signal pins.

To achieve TTL compatibility, low channel capacitances and fast switching times, the DG540 family is built on the Vishay Siliconix proprietary D/CMOS process. Each switch conducts equally well in both directions when on.

FUNCTIONAL BLOCK DIAGRAM AND PIN CONFIGURATION






TRUTH TABLE			
Logic	Switch		
0	OFF		
1	ON		
Logic "0"	≤ 0.8 V		

Logic "0" ≤ 0.8 V




FUNCTIONAL BLOCK DIAGRAM AND PIN CONFIGURATION





DG542



TRUTH TABLE - DG541				
Logic	Switch			
0	OFF			
1	ON			

Logic "0" ≤ 0.8 V Logic "1" ≥ 2 V

TRUTH TABLE - DG542				
Logic	SW ₁ , SW ₂	SW ₃ , SW ₄		
0	OFF	ON		
1	ON	OFF		

Logic "0" ≤ 0.8 V Logic "1" ≥ 2 V

ORDERING INFORMATION					
Temp Range	Package	Part Number			
DG540		•			
−40 to 85°C	20-Pin Plastic DIP	DG540DJ			
-40 t0 65 C	20-Pin PLCC	DG540DN			
−55 to 125°C	20-Pin Sidebraze	DG540AP			
-55 to 125 C	20-Fill Sidebraze	DG540AP/883			
DG541					
-40 to 85°C	16-Pin Plastic DIP	DG541DJ			
-40 to 85°C	16-Pin Narrow SOIC	DG541DY			
–55 to 125°C	16-Pin Sidebraze	DG541AP			
-55 to 125°C	16-Pin Sidebraze	DG541AP/883, 5962-9076401MEA			
DG542					
−40 to 85°C	16-Pin Plastic DIP	DG542DJ			
-40 to 85 °C	16-Pin Narrow SOIC	DG542DY			
−55 to 125°C	16-Pin Sidebraze	DG542AP			
-00 to 120 C	10-FIII SIGEDIAZE	DG542AP/883, 5962-91555201MEA			



ABSOLUTE MAXIMUM RATINGS

V+ to V	0.3 V to 21 \
V+ to GND	0.3 V to 21 V
V– to GND	–19 V to +0.3 V
Digital Inputs	(V–) -0.3 V to (V+) $+0.3$ V or 20 mA, whichever occurs firs
V _S , V _D	(V–) -0.3 V to (V–) +14 V or 20 mA, whichever occurs firs
Continuous Current (Any Ter	rminal)
Current, S or D (Pulsed 1 ms	s, 10% duty cycle max) 40 mA
• .	(AP Suffix)65 to 150°C
Storage Temperature	

Power Dissipation (Package)a	
16-Pin Plastic DIPb	470 mW
20-Pin Plastic DIP ^c	
16-Pin Narrow Body SOIC ^d	
20-Pin PLCC ^d	800 mW
16-, 20-Pin Sidebraze DIPe	900 mW

Notes:

- a. All leads welded or soldered to PC Board.
 b. Derate 6.5 mW/°C above 25°C
 c. Derate 7 mW/°C above 25°C
 d. Derate 10 mW/°C above 75°C
 e. Derate 12 mW/°C above 75°C

SCHEMATIC DIAGRAM (TYPICAL CHANNEL)




FIGURE 1.



		Test Conditions Unless Specified				A Suffix -55 to 125°C		D Suffixes -40 to 85°C		
Parameter	Symbol	V+ = 15 V, V- = -3 V $V_{INH} = 2 V, V_{INL} = 0.8 V^{f}$		Temp ^b	Typ ^c	Mind	Max ^d	Mind	Max ^d	Unit
Analog Switch	L L									
Analog Signal Range	V _{ANALOG}	V- = -5 V, V+ = 12 V	/	Full		-5	5	-5	5	V
Drain-Source On-Resistance	r _{DS(on)}	$I_S = -10 \text{ mA}, V_D = 0 \text{ V}$		Room Full	30		60 100		60 75	Ω
r _{DS(on)} Match	$\Delta r_{DS(on)}$			Room	2		6		6	1
Source Off Leakage Current	I _{S(off)}	$V_S = 0 \text{ V}, V_D = 10 \text{ V}$,	Room Full	-0.05	-10 -500	10 500	-10 -100	10 100	
Drain Off Leakage Current	I _{D(off)}	$V_S = 10 \text{ V}, V_D = 0 \text{ V}$ $V_S = V_D = 0 \text{ V}$		Room Full	-0.05	-10 -500	10 500	-10 -100	10 100	nA
Channel On Leakage Current	I _{D(on)}			Room Full	-0.05	-10 -1000	10 1000	-10 -100	10 100	
Digital Control				-					-	
Input Voltage High	V _{INH}			Full		2		2		.,
Input Voltage Low	V _{INL}			Full			0.8		0.8	٧
Input Current	I _{IN}	V _{IN} = GND or V+		Room Full	0.05	-1 -20	1 20	-1 -20	1 20	μΑ
Dynamic Characteristic	s								•	
On State Input Capacitance ^e	C _{S(on)}	$V_S = V_D = 0 V$		Room	14		20		20	
Off State Input Capacitance ^e	C _{S(off)}	V _S = 0 V		Room	2		4		4	pF
Off State Output Capacitancee	C _{D(off)}	$V_D = 0 V$		Room	2		4		4	
Bandwidth	BW	$R_L = 50 \Omega$, See Figure 5		Room	500					MHz
50%		$R_L = 1 \text{ k}\Omega$ $C_L = 35 \text{ pF}$ $50\% \text{ to } 90\%$ See Figure 2	DG540 DG541	Room Full	45		70 130		70 130	ns
			DG542	Room Full	55		100 160		100 160	
			DG540 DG541	Room Full	20		50 85		50 85	
		DG542	Room Full	25		60 85		60 85		
Charge Injection	Q	$C_L = 1000 \text{ pF}, V_S = 0 \text{ V}$ See Figure 3		Room	-25					рC
		R _{IN} = 75 Ω	DG540	Room	-80					
Off Isolation	OIRR	$R_L = 75 \Omega$ f = 5 MHz	DG541	Room	-60					dB
	See Figure 4	See Figure 4	DG542	Room	-75					
All Hostile Crosstalk	X _{TALK(AH)}	$R_{IN} = 10 \Omega$, $R_{L} = 75$ f = 5 MHz, See Figure	Ω e 6	Room	-85					
Power Supplies	į									
Positive Supply Current	I+	All Ob.	N#	Room Full	3.5		6 9		6 9	
Negative Supply Current	I–	All Channels On or Off		Room Full	-3.2	-6 -9		-6 -9		mA

- tes:

 Refer to PROCESS OPTION FLOWCHART.

 Room = 25°C, Full = as determined by the operating temperature suffix.


 Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.


 The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
- Guaranteed by design, not subject to production test. V_{IN} = input voltage to perform proper function.








TYPICAL CHARACTERISTICS (25°C UNLESS NOTED)





















TYPICAL CHARACTERISTICS (25°C UNLESS NOTED)
















TEST CIRCUITS







FIGURE 2. Switching Time





 ΔV_O = measured voltage error due to charge injection The charge injection in coulombs is ΔQ = C_L x DV $_O$

FIGURE 3. Charge Injection






FIGURE 4. Off Isolation

FIGURE 5. Bandwidth



TEST CIRCUITS




FIGURE 6. All Hostile Crosstalk

APPLICATIONS

Device Description

The DG540/541/542 family of wideband switches offers true bidirectional switching of high frequency analog or digital signals with minimum signal crosstalk, low insertion loss, and negligible non-linearity distortion and group delay.

Built on the Siliconix D/CMOS process, these "T" switches provide excellent off-isolation with a bandwidth of around 500 MHz (350 MHz for DG541). Silicon-gate D/CMOS processing also yields fast switching speeds.

An on-chip regulator circuit maintains TTL input compatibility over the whole operating supply voltage range, easing control logic interfacing.

Circuit layout is facilitated by the interchangeability of source and drain terminals.

Frequency Response

A single switch on-channel exhibits both resistance $[r_{DS(on)}]$ and capacitance $[C_{S(on)}].$ This RC combination has an

attenuation effect on the analog signal – which is frequency dependent (like an RC low-pass filter). The –3-dB bandwidth of the DG540 is typically 500 MHz (into $50\,\Omega$). This measured figure of 500 MHz illustrates that the switch channel can not be represented by a two stage RC combination. The on capacitance of the channel is distributed along the on-resistance, and hence becomes a more complex multi stage network of R's and C's making up the total $r_{DS(on)}$ and $C_{S(on)}$. See Application Note AN502 for more details.

Off-Isolation and Crosstalk

Off-isolation and crosstalk are affected by the load resistance and parasitic inter-electrode capacitances. Higher off-isolation is achieved with lower values of $R_{\rm L}$. However, low values of $R_{\rm L}$ increase insertion loss requiring gain adjustments down the line. Stray capacitances, even a fraction of 1 pF, can cause a large crosstalk increase. Good layout and ground shielding techniques can considerably improve your ac circuit performance.



APPLICATIONS

Power Supplies

A useful feature of the DG54X family is its power supply flexibility. It can be operated from a single positive supply (V+) if required (V– connected to ground).

Note that the analog signal must not exceed V- by more than -0.3~V to prevent forward biasing the substrate p-n junction. The use of a V- supply has a number of advantages:

- 1. It allows flexibility in analog signal handling, i.e., with V-=-5 V and V+=12 V; up to ± 5 -V ac signals can be controlled.
- 2. The value of on capacitance $[C_{S(on)}]$ may be reduced. A property known as 'the body-effect' on the DMOS switch devices causes various parametric effects to occur. One of these effects is the reduction in $C_{S(on)}$ for an increasing V body–source. Note, however, that to increase V–normally requires V+ to be reduced (since V+ to V– = 21 V max.). Reduction in V+ causes an increase in $r_{DS(on)}$, hence a compromise has to be achieved. It is also useful to note that optimum video linearity performance (e.g., differential phase and gain) occurs when V– is around –3 V.
- V– eliminates the need to bias the analog signal using potential dividers and large coupling capacitors.

Decoupling

It is an established RF design practice to incorporate sufficient bypass capacitors in the circuit to decouple the power supplies to all active devices in the circuit. The dynamic performance of the DG54X is adversely affected by poor decoupling of power supply pins. Also, of even more significance, since the substrate of the device is connected to the negative supply, adequate decoupling of this pin is essential.

Rules:

- Decoupling capacitors should be incorporated on all power supply pins (V+, V-). (See Figure 7.)
- 2. They should be mounted as close as possible to the device pins.
- Capacitors should have good high frequency characteristics – tantalum bead and/or monolithic ceramic types are adequate.

Suitable decoupling capacitors are 1- to $10-\mu F$ tantalum bead, plus 10- to 100-nF ceramic.




FIGURE 7. Supply Decoupling

Board Layout

PCB layout rules for good high frequency performance must be observed to achieve the performance boasted by the DG540. Some tips for minimizing stray effects are:

- Use extensive ground planes on double sided PCB, separating adjacent signal paths. Multilayer PCB is even better.
- Keep signal paths as short as practically possible, with all channel paths of near equal length.
- Careful arrangement of ground connections is also very important. Star connected system grounds eliminate signal current flowing through ground path parasitic resistance from coupling between channels.



APPLICATIONS

Figure 8 shows a 4-channel video multiplexer using a DG540.




FIGURE 8. 4 by 1 Video Multiplexing Using the DG540

Figure 9 shows an RGB selector switch using two DG542s.




FIGURE 9. RGB Selector Using Two DG542s

Legal Disclaimer Notice



Vishay

Notice

Specifications of the products displayed herein are subject to change without notice. Vishay Intertechnology, Inc., or anyone on its behalf, assumes no responsibility or liability for any errors or inaccuracies.

Information contained herein is intended to provide a product description only. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Vishay's terms and conditions of sale for such products, Vishay assumes no liability whatsoever, and disclaims any express or implied warranty, relating to sale and/or use of Vishay products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright, or other intellectual property right.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications. Customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Vishay for any damages resulting from such improper use or sale.

www.vishay.com Revision: 08-Apr-05